mirror of
https://github.com/AetherDroid/android_kernel_samsung_on5xelte.git
synced 2025-09-08 09:08:05 -04:00
Fixed MTP to work with TWRP
This commit is contained in:
commit
f6dfaef42e
50820 changed files with 20846062 additions and 0 deletions
27
Documentation/devicetree/bindings/serial/vt8500-uart.txt
Normal file
27
Documentation/devicetree/bindings/serial/vt8500-uart.txt
Normal file
|
@ -0,0 +1,27 @@
|
|||
* VIA VT8500 and WonderMedia WM8xxx UART Controller
|
||||
|
||||
Required properties:
|
||||
- compatible: should be "via,vt8500-uart" (for VIA/WonderMedia chips up to and
|
||||
including WM8850/WM8950), or "wm,wm8880-uart" (for WM8880 and later)
|
||||
|
||||
- reg: base physical address of the controller and length of memory mapped
|
||||
region.
|
||||
|
||||
- interrupts: hardware interrupt number
|
||||
|
||||
- clocks: shall be the input parent clock phandle for the clock. This should
|
||||
be the 24Mhz reference clock.
|
||||
|
||||
Aliases may be defined to ensure the correct ordering of the uarts.
|
||||
|
||||
Example:
|
||||
aliases {
|
||||
serial0 = &uart0;
|
||||
};
|
||||
|
||||
uart0: serial@d8200000 {
|
||||
compatible = "via,vt8500-uart";
|
||||
reg = <0xd8200000 0x1040>;
|
||||
interrupts = <32>;
|
||||
clocks = <&clkuart0>;
|
||||
};
|
Loading…
Add table
Add a link
Reference in a new issue