mirror of
https://github.com/AetherDroid/android_kernel_samsung_on5xelte.git
synced 2025-09-09 17:02:46 -04:00
Fixed MTP to work with TWRP
This commit is contained in:
commit
f6dfaef42e
50820 changed files with 20846062 additions and 0 deletions
26
arch/alpha/include/uapi/asm/auxvec.h
Normal file
26
arch/alpha/include/uapi/asm/auxvec.h
Normal file
|
@ -0,0 +1,26 @@
|
|||
#ifndef __ASM_ALPHA_AUXVEC_H
|
||||
#define __ASM_ALPHA_AUXVEC_H
|
||||
|
||||
/* Reserve these numbers for any future use of a VDSO. */
|
||||
#if 0
|
||||
#define AT_SYSINFO 32
|
||||
#define AT_SYSINFO_EHDR 33
|
||||
#endif
|
||||
|
||||
/* More complete cache descriptions than AT_[DIU]CACHEBSIZE. If the
|
||||
value is -1, then the cache doesn't exist. Otherwise:
|
||||
|
||||
bit 0-3: Cache set-associativity; 0 means fully associative.
|
||||
bit 4-7: Log2 of cacheline size.
|
||||
bit 8-31: Size of the entire cache >> 8.
|
||||
bit 32-63: Reserved.
|
||||
*/
|
||||
|
||||
#define AT_L1I_CACHESHAPE 34
|
||||
#define AT_L1D_CACHESHAPE 35
|
||||
#define AT_L2_CACHESHAPE 36
|
||||
#define AT_L3_CACHESHAPE 37
|
||||
|
||||
#define AT_VECTOR_SIZE_ARCH 4 /* entries in ARCH_DLINFO */
|
||||
|
||||
#endif /* __ASM_ALPHA_AUXVEC_H */
|
Loading…
Add table
Add a link
Reference in a new issue