mirror of
				https://github.com/AetherDroid/android_kernel_samsung_on5xelte.git
				synced 2025-10-31 08:08:51 +01:00 
			
		
		
		
	Fixed MTP to work with TWRP
This commit is contained in:
		
						commit
						f6dfaef42e
					
				
					 50820 changed files with 20846062 additions and 0 deletions
				
			
		
							
								
								
									
										49
									
								
								arch/arm/mach-davinci/asp.h
									
										
									
									
									
										Normal file
									
								
							
							
						
						
									
										49
									
								
								arch/arm/mach-davinci/asp.h
									
										
									
									
									
										Normal file
									
								
							|  | @ -0,0 +1,49 @@ | |||
| /*
 | ||||
|  * TI DaVinci Audio definitions | ||||
|  */ | ||||
| #ifndef __ASM_ARCH_DAVINCI_ASP_H | ||||
| #define __ASM_ARCH_DAVINCI_ASP_H | ||||
| 
 | ||||
| /* Bases of dm644x and dm355 register banks */ | ||||
| #define DAVINCI_ASP0_BASE	0x01E02000 | ||||
| #define DAVINCI_ASP1_BASE	0x01E04000 | ||||
| 
 | ||||
| /* Bases of dm365 register banks */ | ||||
| #define DAVINCI_DM365_ASP0_BASE	0x01D02000 | ||||
| 
 | ||||
| /* Bases of dm646x register banks */ | ||||
| #define DAVINCI_DM646X_MCASP0_REG_BASE		0x01D01000 | ||||
| #define DAVINCI_DM646X_MCASP1_REG_BASE		0x01D01800 | ||||
| 
 | ||||
| /* Bases of da850/da830 McASP0  register banks */ | ||||
| #define DAVINCI_DA8XX_MCASP0_REG_BASE	0x01D00000 | ||||
| 
 | ||||
| /* Bases of da830 McASP1 register banks */ | ||||
| #define DAVINCI_DA830_MCASP1_REG_BASE	0x01D04000 | ||||
| 
 | ||||
| /* EDMA channels of dm644x and dm355 */ | ||||
| #define DAVINCI_DMA_ASP0_TX	2 | ||||
| #define DAVINCI_DMA_ASP0_RX	3 | ||||
| #define DAVINCI_DMA_ASP1_TX	8 | ||||
| #define DAVINCI_DMA_ASP1_RX	9 | ||||
| 
 | ||||
| /* EDMA channels of dm646x */ | ||||
| #define DAVINCI_DM646X_DMA_MCASP0_AXEVT0	6 | ||||
| #define DAVINCI_DM646X_DMA_MCASP0_AREVT0	9 | ||||
| #define DAVINCI_DM646X_DMA_MCASP1_AXEVT1	12 | ||||
| 
 | ||||
| /* EDMA channels of da850/da830 McASP0 */ | ||||
| #define DAVINCI_DA8XX_DMA_MCASP0_AREVT	0 | ||||
| #define DAVINCI_DA8XX_DMA_MCASP0_AXEVT	1 | ||||
| 
 | ||||
| /* EDMA channels of da830 McASP1 */ | ||||
| #define DAVINCI_DA830_DMA_MCASP1_AREVT	2 | ||||
| #define DAVINCI_DA830_DMA_MCASP1_AXEVT	3 | ||||
| 
 | ||||
| /* Interrupts */ | ||||
| #define DAVINCI_ASP0_RX_INT	IRQ_MBRINT | ||||
| #define DAVINCI_ASP0_TX_INT	IRQ_MBXINT | ||||
| #define DAVINCI_ASP1_RX_INT	IRQ_MBRINT | ||||
| #define DAVINCI_ASP1_TX_INT	IRQ_MBXINT | ||||
| 
 | ||||
| #endif /* __ASM_ARCH_DAVINCI_ASP_H */ | ||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue
	
	 awab228
						awab228