mirror of
				https://github.com/AetherDroid/android_kernel_samsung_on5xelte.git
				synced 2025-10-31 16:18:51 +01:00 
			
		
		
		
	Fixed MTP to work with TWRP
This commit is contained in:
		
						commit
						f6dfaef42e
					
				
					 50820 changed files with 20846062 additions and 0 deletions
				
			
		
							
								
								
									
										51
									
								
								arch/arm/mach-w90x900/include/mach/regs-irq.h
									
										
									
									
									
										Normal file
									
								
							
							
						
						
									
										51
									
								
								arch/arm/mach-w90x900/include/mach/regs-irq.h
									
										
									
									
									
										Normal file
									
								
							|  | @ -0,0 +1,51 @@ | |||
| /*
 | ||||
|  * arch/arm/mach-w90x900/include/mach/regs-irq.h | ||||
|  * | ||||
|  * Copyright (c) 2008 Nuvoton technology corporation | ||||
|  * All rights reserved. | ||||
|  * | ||||
|  * Wan ZongShun <mcuos.com@gmail.com> | ||||
|  * | ||||
|  * Based on arch/arm/mach-s3c2410/include/mach/regs-irq.h | ||||
|  * | ||||
|  * This program is free software; you can redistribute it and/or modify | ||||
|  * it under the terms of the GNU General Public License as published by | ||||
|  * the Free Software Foundation; either version 2 of the License, or | ||||
|  * (at your option) any later version. | ||||
|  * | ||||
|  */ | ||||
| 
 | ||||
| #ifndef ___ASM_ARCH_REGS_IRQ_H | ||||
| #define ___ASM_ARCH_REGS_IRQ_H | ||||
| 
 | ||||
| /* Advance Interrupt Controller (AIC) Registers */ | ||||
| 
 | ||||
| #define AIC_BA    		W90X900_VA_IRQ | ||||
| 
 | ||||
| #define REG_AIC_IRQSC		(AIC_BA+0x80) | ||||
| #define REG_AIC_GEN		(AIC_BA+0x84) | ||||
| #define REG_AIC_GASR		(AIC_BA+0x88) | ||||
| #define REG_AIC_GSCR		(AIC_BA+0x8C) | ||||
| #define REG_AIC_IRSR		(AIC_BA+0x100) | ||||
| #define REG_AIC_IASR		(AIC_BA+0x104) | ||||
| #define REG_AIC_ISR		(AIC_BA+0x108) | ||||
| #define REG_AIC_IPER		(AIC_BA+0x10C) | ||||
| #define REG_AIC_ISNR		(AIC_BA+0x110) | ||||
| #define REG_AIC_IMR		(AIC_BA+0x114) | ||||
| #define REG_AIC_OISR		(AIC_BA+0x118) | ||||
| #define REG_AIC_MECR		(AIC_BA+0x120) | ||||
| #define REG_AIC_MDCR		(AIC_BA+0x124) | ||||
| #define REG_AIC_SSCR		(AIC_BA+0x128) | ||||
| #define REG_AIC_SCCR		(AIC_BA+0x12C) | ||||
| #define REG_AIC_EOSCR		(AIC_BA+0x130) | ||||
| #define AIC_IPER		(0x10C) | ||||
| #define AIC_ISNR		(0x110) | ||||
| 
 | ||||
| /*16-18 bits of REG_AIC_GEN define irq(2-4) group*/ | ||||
| 
 | ||||
| #define TIMER2_IRQ		(1 << 16) | ||||
| #define TIMER3_IRQ		(1 << 17) | ||||
| #define TIMER4_IRQ		(1 << 18) | ||||
| #define TIME_GROUP_IRQ		(TIMER2_IRQ|TIMER3_IRQ|TIMER4_IRQ) | ||||
| 
 | ||||
| #endif /* ___ASM_ARCH_REGS_IRQ_H */ | ||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue
	
	 awab228
						awab228