mirror of
				https://github.com/AetherDroid/android_kernel_samsung_on5xelte.git
				synced 2025-10-30 23:58:51 +01:00 
			
		
		
		
	Fixed MTP to work with TWRP
This commit is contained in:
		
						commit
						f6dfaef42e
					
				
					 50820 changed files with 20846062 additions and 0 deletions
				
			
		
							
								
								
									
										44
									
								
								arch/mips/include/asm/mach-loongson/irq.h
									
										
									
									
									
										Normal file
									
								
							
							
						
						
									
										44
									
								
								arch/mips/include/asm/mach-loongson/irq.h
									
										
									
									
									
										Normal file
									
								
							|  | @ -0,0 +1,44 @@ | |||
| #ifndef __ASM_MACH_LOONGSON_IRQ_H_ | ||||
| #define __ASM_MACH_LOONGSON_IRQ_H_ | ||||
| 
 | ||||
| #include <boot_param.h> | ||||
| 
 | ||||
| #ifdef CONFIG_CPU_LOONGSON3 | ||||
| 
 | ||||
| /* cpu core interrupt numbers */ | ||||
| #define MIPS_CPU_IRQ_BASE 56 | ||||
| 
 | ||||
| #define LOONGSON_UART_IRQ   (MIPS_CPU_IRQ_BASE + 2) /* UART */ | ||||
| #define LOONGSON_HT1_IRQ    (MIPS_CPU_IRQ_BASE + 3) /* HT1 */ | ||||
| #define LOONGSON_TIMER_IRQ  (MIPS_CPU_IRQ_BASE + 7) /* CPU Timer */ | ||||
| 
 | ||||
| #define LOONGSON_HT1_CFG_BASE		loongson_sysconf.ht_control_base | ||||
| #define LOONGSON_HT1_INT_VECTOR_BASE	(LOONGSON_HT1_CFG_BASE + 0x80) | ||||
| #define LOONGSON_HT1_INT_EN_BASE	(LOONGSON_HT1_CFG_BASE + 0xa0) | ||||
| #define LOONGSON_HT1_INT_VECTOR(n)	\ | ||||
| 		LOONGSON3_REG32(LOONGSON_HT1_INT_VECTOR_BASE, 4 * (n)) | ||||
| #define LOONGSON_HT1_INTN_EN(n)		\ | ||||
| 		LOONGSON3_REG32(LOONGSON_HT1_INT_EN_BASE, 4 * (n)) | ||||
| 
 | ||||
| #define LOONGSON_INT_ROUTER_OFFSET	0x1400 | ||||
| #define LOONGSON_INT_ROUTER_INTEN	\ | ||||
| 	  LOONGSON3_REG32(LOONGSON3_REG_BASE, LOONGSON_INT_ROUTER_OFFSET + 0x24) | ||||
| #define LOONGSON_INT_ROUTER_INTENSET	\ | ||||
| 	  LOONGSON3_REG32(LOONGSON3_REG_BASE, LOONGSON_INT_ROUTER_OFFSET + 0x28) | ||||
| #define LOONGSON_INT_ROUTER_INTENCLR	\ | ||||
| 	  LOONGSON3_REG32(LOONGSON3_REG_BASE, LOONGSON_INT_ROUTER_OFFSET + 0x2c) | ||||
| #define LOONGSON_INT_ROUTER_ENTRY(n)	\ | ||||
| 	  LOONGSON3_REG8(LOONGSON3_REG_BASE, LOONGSON_INT_ROUTER_OFFSET + n) | ||||
| #define LOONGSON_INT_ROUTER_LPC		LOONGSON_INT_ROUTER_ENTRY(0x0a) | ||||
| #define LOONGSON_INT_ROUTER_HT1(n)	LOONGSON_INT_ROUTER_ENTRY(n + 0x18) | ||||
| 
 | ||||
| #define LOONGSON_INT_CORE0_INT0		0x11 /* route to int 0 of core 0 */ | ||||
| #define LOONGSON_INT_CORE0_INT1		0x21 /* route to int 1 of core 0 */ | ||||
| 
 | ||||
| #endif | ||||
| 
 | ||||
| extern void fixup_irqs(void); | ||||
| extern void loongson3_ipi_interrupt(struct pt_regs *regs); | ||||
| 
 | ||||
| #include_next <irq.h> | ||||
| #endif /* __ASM_MACH_LOONGSON_IRQ_H_ */ | ||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue
	
	 awab228
						awab228