AetherDroid/android_kernel_samsung_on5xelte
1
0
Fork 0
mirror of https://github.com/AetherDroid/android_kernel_samsung_on5xelte.git synced 2025-09-08 17:18:05 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Fixed MTP to work with TWRP

Browse source
This commit is contained in:
awab228 2018-06-19 23:16:04 +02:00
commit f6dfaef42e
50820 changed files with 20846062 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

52
arch/mn10300/lib/__ashrdi3.S Normal file
View file

@ -0,0 +1,52 @@
/* MN10300 64-bit arithmetic right shift
*
* Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.
* Written by David Howells (dhowells@redhat.com)
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public Licence
* as published by the Free Software Foundation; either version
* 2 of the Licence, or (at your option) any later version.
*/
#include <asm/cache.h>
.text
.balign L1_CACHE_BYTES
###############################################################################
#
# unsigned long long __ashrdi3(unsigned long long value [D1:D0],
# unsigned by [(12,SP)])
#
###############################################################################
.globl __ashrdi3
.type __ashrdi3,@function
__ashrdi3:
mov (12,sp),a0
and +63,a0
beq __ashrdi3_zero
cmp +31,a0
bhi __ashrdi3_32plus
# the count is in the range 1-31
lsr a0,d0
mov +32,a1
sub a0,a1,a1 # a1 = 32 - count
asl a1,d1,a1 # get underflow from MSW -> LSW
or_asr a1,d0,a0,d1 # insert underflow into LSW and
# shift the MSW
rets
.balign L1_CACHE_BYTES
# the count is in the range 32-63
__ashrdi3_32plus:
asr a0,d1,d0
ext d0 # sign-extend result through MDR
mov mdr,d1
__ashrdi3_zero:
rets
.size __ashrdi3, .-__ashrdi3