mirror of
				https://github.com/AetherDroid/android_kernel_samsung_on5xelte.git
				synced 2025-10-31 08:08:51 +01:00 
			
		
		
		
	Fixed MTP to work with TWRP
This commit is contained in:
		
						commit
						f6dfaef42e
					
				
					 50820 changed files with 20846062 additions and 0 deletions
				
			
		
							
								
								
									
										29
									
								
								arch/openrisc/include/asm/cache.h
									
										
									
									
									
										Normal file
									
								
							
							
						
						
									
										29
									
								
								arch/openrisc/include/asm/cache.h
									
										
									
									
									
										Normal file
									
								
							|  | @ -0,0 +1,29 @@ | |||
| /*
 | ||||
|  * OpenRISC Linux | ||||
|  * | ||||
|  * Linux architectural port borrowing liberally from similar works of | ||||
|  * others.  All original copyrights apply as per the original source | ||||
|  * declaration. | ||||
|  * | ||||
|  * OpenRISC implementation: | ||||
|  * Copyright (C) 2003 Matjaz Breskvar <phoenix@bsemi.com> | ||||
|  * Copyright (C) 2010-2011 Jonas Bonn <jonas@southpole.se> | ||||
|  * et al. | ||||
|  * | ||||
|  * This program is free software; you can redistribute it and/or modify | ||||
|  * it under the terms of the GNU General Public License as published by | ||||
|  * the Free Software Foundation; either version 2 of the License, or | ||||
|  * (at your option) any later version. | ||||
|  */ | ||||
| 
 | ||||
| #ifndef __ASM_OPENRISC_CACHE_H | ||||
| #define __ASM_OPENRISC_CACHE_H | ||||
| 
 | ||||
| /* FIXME: How can we replace these with values from the CPU...
 | ||||
|  * they shouldn't be hard-coded! | ||||
|  */ | ||||
| 
 | ||||
| #define L1_CACHE_BYTES 16 | ||||
| #define L1_CACHE_SHIFT 4 | ||||
| 
 | ||||
| #endif /* __ASM_OPENRISC_CACHE_H */ | ||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue
	
	 awab228
						awab228