mirror of
https://github.com/AetherDroid/android_kernel_samsung_on5xelte.git
synced 2025-10-30 07:38:52 +01:00
Fixed MTP to work with TWRP
This commit is contained in:
awab228
commit
f6dfaef42e
50820 changed files with 20846062 additions and 0 deletions
184
arch/sh/include/asm/processor.h
Normal file
184
arch/sh/include/asm/processor.h
Normal file
|
|
@ -0,0 +1,184 @@
|
|||
#ifndef __ASM_SH_PROCESSOR_H
|
||||
#define __ASM_SH_PROCESSOR_H
|
||||
|
||||
#include <asm/cpu-features.h>
|
||||
#include <asm/segment.h>
|
||||
#include <asm/cache.h>
|
||||
|
||||
#ifndef __ASSEMBLY__
|
||||
/*
|
||||
* CPU type and hardware bug flags. Kept separately for each CPU.
|
||||
*
|
||||
* Each one of these also needs a CONFIG_CPU_SUBTYPE_xxx entry
|
||||
* in arch/sh/mm/Kconfig, as well as an entry in arch/sh/kernel/setup.c
|
||||
* for parsing the subtype in get_cpu_subtype().
|
||||
*/
|
||||
enum cpu_type {
|
||||
/* SH-2 types */
|
||||
CPU_SH7619,
|
||||
|
||||
/* SH-2A types */
|
||||
CPU_SH7201, CPU_SH7203, CPU_SH7206, CPU_SH7263, CPU_SH7264, CPU_SH7269,
|
||||
CPU_MXG,
|
||||
|
||||
/* SH-3 types */
|
||||
CPU_SH7705, CPU_SH7706, CPU_SH7707,
|
||||
CPU_SH7708, CPU_SH7708S, CPU_SH7708R,
|
||||
CPU_SH7709, CPU_SH7709A, CPU_SH7710, CPU_SH7712,
|
||||
CPU_SH7720, CPU_SH7721, CPU_SH7729,
|
||||
|
||||
/* SH-4 types */
|
||||
CPU_SH7750, CPU_SH7750S, CPU_SH7750R, CPU_SH7751, CPU_SH7751R,
|
||||
CPU_SH7760, CPU_SH4_202, CPU_SH4_501,
|
||||
|
||||
/* SH-4A types */
|
||||
CPU_SH7763, CPU_SH7770, CPU_SH7780, CPU_SH7781, CPU_SH7785, CPU_SH7786,
|
||||
CPU_SH7723, CPU_SH7724, CPU_SH7757, CPU_SH7734, CPU_SHX3,
|
||||
|
||||
/* SH4AL-DSP types */
|
||||
CPU_SH7343, CPU_SH7722, CPU_SH7366, CPU_SH7372,
|
||||
|
||||
/* SH-5 types */
|
||||
CPU_SH5_101, CPU_SH5_103,
|
||||
|
||||
/* Unknown subtype */
|
||||
CPU_SH_NONE
|
||||
};
|
||||
|
||||
enum cpu_family {
|
||||
CPU_FAMILY_SH2,
|
||||
CPU_FAMILY_SH2A,
|
||||
CPU_FAMILY_SH3,
|
||||
CPU_FAMILY_SH4,
|
||||
CPU_FAMILY_SH4A,
|
||||
CPU_FAMILY_SH4AL_DSP,
|
||||
CPU_FAMILY_SH5,
|
||||
CPU_FAMILY_UNKNOWN,
|
||||
};
|
||||
|
||||
/*
|
||||
* TLB information structure
|
||||
*
|
||||
* Defined for both I and D tlb, per-processor.
|
||||
*/
|
||||
struct tlb_info {
|
||||
unsigned long long next;
|
||||
unsigned long long first;
|
||||
unsigned long long last;
|
||||
|
||||
unsigned int entries;
|
||||
unsigned int step;
|
||||
|
||||
unsigned long flags;
|
||||
};
|
||||
|
||||
struct sh_cpuinfo {
|
||||
unsigned int type, family;
|
||||
int cut_major, cut_minor;
|
||||
unsigned long loops_per_jiffy;
|
||||
unsigned long asid_cache;
|
||||
|
||||
struct cache_info icache; /* Primary I-cache */
|
||||
struct cache_info dcache; /* Primary D-cache */
|
||||
struct cache_info scache; /* Secondary cache */
|
||||
|
||||
/* TLB info */
|
||||
struct tlb_info itlb;
|
||||
struct tlb_info dtlb;
|
||||
|
||||
unsigned int phys_bits;
|
||||
unsigned long flags;
|
||||
} __attribute__ ((aligned(L1_CACHE_BYTES)));
|
||||
|
||||
extern struct sh_cpuinfo cpu_data[];
|
||||
#define boot_cpu_data cpu_data[0]
|
||||
#define current_cpu_data cpu_data[smp_processor_id()]
|
||||
#define raw_current_cpu_data cpu_data[raw_smp_processor_id()]
|
||||
|
||||
#define cpu_sleep() __asm__ __volatile__ ("sleep" : : : "memory")
|
||||
#define cpu_relax() barrier()
|
||||
#define cpu_relax_lowlatency() cpu_relax()
|
||||
|
||||
void default_idle(void);
|
||||
void stop_this_cpu(void *);
|
||||
|
||||
/* Forward decl */
|
||||
struct seq_operations;
|
||||
struct task_struct;
|
||||
|
||||
extern struct pt_regs fake_swapper_regs;
|
||||
|
||||
extern void cpu_init(void);
|
||||
extern void cpu_probe(void);
|
||||
|
||||
/* arch/sh/kernel/process.c */
|
||||
extern unsigned int xstate_size;
|
||||
extern void free_thread_xstate(struct task_struct *);
|
||||
extern struct kmem_cache *task_xstate_cachep;
|
||||
|
||||
/* arch/sh/mm/alignment.c */
|
||||
extern int get_unalign_ctl(struct task_struct *, unsigned long addr);
|
||||
extern int set_unalign_ctl(struct task_struct *, unsigned int val);
|
||||
|
||||
#define GET_UNALIGN_CTL(tsk, addr) get_unalign_ctl((tsk), (addr))
|
||||
#define SET_UNALIGN_CTL(tsk, val) set_unalign_ctl((tsk), (val))
|
||||
|
||||
/* arch/sh/mm/init.c */
|
||||
extern unsigned int mem_init_done;
|
||||
|
||||
/* arch/sh/kernel/setup.c */
|
||||
const char *get_cpu_subtype(struct sh_cpuinfo *c);
|
||||
extern const struct seq_operations cpuinfo_op;
|
||||
|
||||
/* thread_struct flags */
|
||||
#define SH_THREAD_UAC_NOPRINT (1 << 0)
|
||||
#define SH_THREAD_UAC_SIGBUS (1 << 1)
|
||||
#define SH_THREAD_UAC_MASK (SH_THREAD_UAC_NOPRINT | SH_THREAD_UAC_SIGBUS)
|
||||
|
||||
/* processor boot mode configuration */
|
||||
#define MODE_PIN0 (1 << 0)
|
||||
#define MODE_PIN1 (1 << 1)
|
||||
#define MODE_PIN2 (1 << 2)
|
||||
#define MODE_PIN3 (1 << 3)
|
||||
#define MODE_PIN4 (1 << 4)
|
||||
#define MODE_PIN5 (1 << 5)
|
||||
#define MODE_PIN6 (1 << 6)
|
||||
#define MODE_PIN7 (1 << 7)
|
||||
#define MODE_PIN8 (1 << 8)
|
||||
#define MODE_PIN9 (1 << 9)
|
||||
#define MODE_PIN10 (1 << 10)
|
||||
#define MODE_PIN11 (1 << 11)
|
||||
#define MODE_PIN12 (1 << 12)
|
||||
#define MODE_PIN13 (1 << 13)
|
||||
#define MODE_PIN14 (1 << 14)
|
||||
#define MODE_PIN15 (1 << 15)
|
||||
|
||||
int generic_mode_pins(void);
|
||||
int test_mode_pin(int pin);
|
||||
|
||||
#ifdef CONFIG_VSYSCALL
|
||||
int vsyscall_init(void);
|
||||
#else
|
||||
#define vsyscall_init() do { } while (0)
|
||||
#endif
|
||||
|
||||
/*
|
||||
* SH-2A has both 16 and 32-bit opcodes, do lame encoding checks.
|
||||
*/
|
||||
#ifdef CONFIG_CPU_SH2A
|
||||
extern unsigned int instruction_size(unsigned int insn);
|
||||
#elif defined(CONFIG_SUPERH32)
|
||||
#define instruction_size(insn) (2)
|
||||
#else
|
||||
#define instruction_size(insn) (4)
|
||||
#endif
|
||||
|
||||
#endif /* __ASSEMBLY__ */
|
||||
|
||||
#ifdef CONFIG_SUPERH32
|
||||
# include <asm/processor_32.h>
|
||||
#else
|
||||
# include <asm/processor_64.h>
|
||||
#endif
|
||||
|
||||
#endif /* __ASM_SH_PROCESSOR_H */
|
||||
Loading…
Add table
Add a link
Reference in a new issue