AetherDroid/android_kernel_samsung_on5xelte
1
0
Fork 0
mirror of https://github.com/AetherDroid/android_kernel_samsung_on5xelte.git synced 2025-10-30 07:38:52 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

Fixed MTP to work with TWRP

Browse source
This commit is contained in:
awab228 2018-06-19 23:16:04 +02:00
commit f6dfaef42e
50820 changed files with 20846062 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

31
include/dt-bindings/clock/exynos7570.h Normal file
View file

@ -0,0 +1,31 @@
/*
* Device Tree binding constants for Exynos7570 clock controller.
*/
#ifndef _DT_BINDINGS_CLOCK_EXYNOS_7570_H
#define _DT_BINDINGS_CLOCK_EXYNOS_7570_H
/* Refers to clock id (enum exynos7570_clks) clk-exynos7570.c */
#define OSCCLK 1
#define CLK_FIN_PLL OSCCLK
#define CLK_GATE_UART 20
#define CLK_SCLK_UART 20
#define CLK_PCLK_UART 360
#define CLK_MCT 370
#define CLK_DVFS_MIF 1000
#define CLK_DVFS_MIF_SW 1001
#define CLK_DVFS_INT 1002
#define CLK_DVFS_CAM 1003
#define CLK_DVFS_DISP 1004
#define CLK_GATE_MSCL 610 /* see clk-exynos7570.c */
#define CLK_GATE_JPEG 611 /* see clk-exynos7570.c */
#define CLK_SYSMMU_BASE 1100
#define CLK_VCLK_SYSMMU_MFC_MSCL (CLK_SYSMMU_BASE + 0)
#define CLK_VCLK_SYSMMU_DISP_AUD (CLK_SYSMMU_BASE + 1)
#define CLK_VCLK_SYSMMU_ISP (CLK_SYSMMU_BASE + 2)
#endif /* _DT_BINDINGS_CLOCK_EXYNOS_7570_H */