mirror of
https://github.com/AetherDroid/android_kernel_samsung_on5xelte.git
synced 2025-09-08 17:18:05 -04:00
Fixed MTP to work with TWRP
This commit is contained in:
commit
f6dfaef42e
50820 changed files with 20846062 additions and 0 deletions
40
include/sound/cs4271.h
Normal file
40
include/sound/cs4271.h
Normal file
|
@ -0,0 +1,40 @@
|
|||
/*
|
||||
* Definitions for CS4271 ASoC codec driver
|
||||
*
|
||||
* Copyright (c) 2010 Alexander Sverdlin <subaparts@yandex.ru>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or
|
||||
* modify it under the terms of the GNU General Public License
|
||||
* as published by the Free Software Foundation; either version 2
|
||||
* of the License, or (at your option) any later version.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#ifndef __CS4271_H
|
||||
#define __CS4271_H
|
||||
|
||||
struct cs4271_platform_data {
|
||||
int gpio_nreset; /* GPIO driving Reset pin, if any */
|
||||
bool amutec_eq_bmutec; /* flag to enable AMUTEC=BMUTEC */
|
||||
|
||||
/*
|
||||
* The CS4271 requires its LRCLK and MCLK to be stable before its RESET
|
||||
* line is de-asserted. That also means that clocks cannot be changed
|
||||
* without putting the chip back into hardware reset, which also requires
|
||||
* a complete re-initialization of all registers.
|
||||
*
|
||||
* One (undocumented) workaround is to assert and de-assert the PDN bit
|
||||
* in the MODE2 register. This workaround can be enabled with the
|
||||
* following flag.
|
||||
*
|
||||
* Note that this is not needed in case the clocks are stable
|
||||
* throughout the entire runtime of the codec.
|
||||
*/
|
||||
bool enable_soft_reset;
|
||||
};
|
||||
|
||||
#endif /* __CS4271_H */
|
Loading…
Add table
Add a link
Reference in a new issue