mirror of
				https://github.com/AetherDroid/android_kernel_samsung_on5xelte.git
				synced 2025-10-31 08:08:51 +01:00 
			
		
		
		
	
		
			
				
	
	
		
			202 lines
		
	
	
	
		
			5.6 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			202 lines
		
	
	
	
		
			5.6 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /******************************************************************************
 | |
|  *
 | |
|  * Copyright(c) 2009-2012  Realtek Corporation.
 | |
|  *
 | |
|  * This program is free software; you can redistribute it and/or modify it
 | |
|  * under the terms of version 2 of the GNU General Public License as
 | |
|  * published by the Free Software Foundation.
 | |
|  *
 | |
|  * This program is distributed in the hope that it will be useful, but WITHOUT
 | |
|  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 | |
|  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 | |
|  * more details.
 | |
|  *
 | |
|  * The full GNU General Public License is included in this distribution in the
 | |
|  * file called LICENSE.
 | |
|  *
 | |
|  * Contact Information:
 | |
|  * wlanfae <wlanfae@realtek.com>
 | |
|  * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
 | |
|  * Hsinchu 300, Taiwan.
 | |
|  *
 | |
|  * Larry Finger <Larry.Finger@lwfinger.net>
 | |
|  *
 | |
|  *****************************************************************************/
 | |
| 
 | |
| #ifndef __RTL92C_PHY_H__
 | |
| #define __RTL92C_PHY_H__
 | |
| 
 | |
| #define MAX_PRECMD_CNT				16
 | |
| #define MAX_RFDEPENDCMD_CNT			16
 | |
| #define MAX_POSTCMD_CNT				16
 | |
| 
 | |
| #define MAX_DOZE_WAITING_TIMES_9x		64
 | |
| 
 | |
| #define RT_CANNOT_IO(hw)			false
 | |
| #define HIGHPOWER_RADIOA_ARRAYLEN		22
 | |
| 
 | |
| #define IQK_ADDA_REG_NUM			16
 | |
| #define MAX_TOLERANCE				5
 | |
| #define	IQK_DELAY_TIME				1
 | |
| 
 | |
| #define	APK_BB_REG_NUM				5
 | |
| #define	APK_AFE_REG_NUM				16
 | |
| #define	APK_CURVE_REG_NUM			4
 | |
| #define	PATH_NUM				2
 | |
| 
 | |
| #define LOOP_LIMIT				5
 | |
| #define MAX_STALL_TIME				50
 | |
| #define ANTENNADIVERSITYVALUE			0x80
 | |
| #define MAX_TXPWR_IDX_NMODE_92S			63
 | |
| #define Reset_Cnt_Limit				3
 | |
| 
 | |
| #define IQK_ADDA_REG_NUM			16
 | |
| #define IQK_MAC_REG_NUM				4
 | |
| 
 | |
| #define IQK_DELAY_TIME				1
 | |
| 
 | |
| #define RF6052_MAX_PATH				2
 | |
| 
 | |
| #define CT_OFFSET_MAC_ADDR			0X16
 | |
| 
 | |
| #define CT_OFFSET_CCK_TX_PWR_IDX		0x5A
 | |
| #define CT_OFFSET_HT401S_TX_PWR_IDX		0x60
 | |
| #define CT_OFFSET_HT402S_TX_PWR_IDX_DIFF	0x66
 | |
| #define CT_OFFSET_HT20_TX_PWR_IDX_DIFF		0x69
 | |
| #define CT_OFFSET_OFDM_TX_PWR_IDX_DIFF		0x6C
 | |
| 
 | |
| #define CT_OFFSET_HT40_MAX_PWR_OFFSET		0x6F
 | |
| #define CT_OFFSET_HT20_MAX_PWR_OFFSET		0x72
 | |
| 
 | |
| #define CT_OFFSET_CHANNEL_PLAH			0x75
 | |
| #define CT_OFFSET_THERMAL_METER			0x78
 | |
| #define CT_OFFSET_RF_OPTION			0x79
 | |
| #define CT_OFFSET_VERSION			0x7E
 | |
| #define CT_OFFSET_CUSTOMER_ID			0x7F
 | |
| 
 | |
| #define RTL92C_MAX_PATH_NUM			2
 | |
| 
 | |
| enum hw90_block_e {
 | |
| 	HW90_BLOCK_MAC = 0,
 | |
| 	HW90_BLOCK_PHY0 = 1,
 | |
| 	HW90_BLOCK_PHY1 = 2,
 | |
| 	HW90_BLOCK_RF = 3,
 | |
| 	HW90_BLOCK_MAXIMUM = 4,
 | |
| };
 | |
| 
 | |
| enum baseband_config_type {
 | |
| 	BASEBAND_CONFIG_PHY_REG = 0,
 | |
| 	BASEBAND_CONFIG_AGC_TAB = 1,
 | |
| };
 | |
| 
 | |
| enum ra_offset_area {
 | |
| 	RA_OFFSET_LEGACY_OFDM1,
 | |
| 	RA_OFFSET_LEGACY_OFDM2,
 | |
| 	RA_OFFSET_HT_OFDM1,
 | |
| 	RA_OFFSET_HT_OFDM2,
 | |
| 	RA_OFFSET_HT_OFDM3,
 | |
| 	RA_OFFSET_HT_OFDM4,
 | |
| 	RA_OFFSET_HT_CCK,
 | |
| };
 | |
| 
 | |
| enum antenna_path {
 | |
| 	ANTENNA_NONE,
 | |
| 	ANTENNA_D,
 | |
| 	ANTENNA_C,
 | |
| 	ANTENNA_CD,
 | |
| 	ANTENNA_B,
 | |
| 	ANTENNA_BD,
 | |
| 	ANTENNA_BC,
 | |
| 	ANTENNA_BCD,
 | |
| 	ANTENNA_A,
 | |
| 	ANTENNA_AD,
 | |
| 	ANTENNA_AC,
 | |
| 	ANTENNA_ACD,
 | |
| 	ANTENNA_AB,
 | |
| 	ANTENNA_ABD,
 | |
| 	ANTENNA_ABC,
 | |
| 	ANTENNA_ABCD
 | |
| };
 | |
| 
 | |
| struct r_antenna_select_ofdm {
 | |
| 	u32 r_tx_antenna:4;
 | |
| 	u32 r_ant_l:4;
 | |
| 	u32 r_ant_non_ht:4;
 | |
| 	u32 r_ant_ht1:4;
 | |
| 	u32 r_ant_ht2:4;
 | |
| 	u32 r_ant_ht_s1:4;
 | |
| 	u32 r_ant_non_ht_s1:4;
 | |
| 	u32 ofdm_txsc:2;
 | |
| 	u32 reserved:2;
 | |
| };
 | |
| 
 | |
| struct r_antenna_select_cck {
 | |
| 	u8 r_cckrx_enable_2:2;
 | |
| 	u8 r_cckrx_enable:2;
 | |
| 	u8 r_ccktx_enable:4;
 | |
| };
 | |
| 
 | |
| struct efuse_contents {
 | |
| 	u8 mac_addr[ETH_ALEN];
 | |
| 	u8 cck_tx_power_idx[6];
 | |
| 	u8 ht40_1s_tx_power_idx[6];
 | |
| 	u8 ht40_2s_tx_power_idx_diff[3];
 | |
| 	u8 ht20_tx_power_idx_diff[3];
 | |
| 	u8 ofdm_tx_power_idx_diff[3];
 | |
| 	u8 ht40_max_power_offset[3];
 | |
| 	u8 ht20_max_power_offset[3];
 | |
| 	u8 channel_plan;
 | |
| 	u8 thermal_meter;
 | |
| 	u8 rf_option[5];
 | |
| 	u8 version;
 | |
| 	u8 oem_id;
 | |
| 	u8 regulatory;
 | |
| };
 | |
| 
 | |
| struct tx_power_struct {
 | |
| 	u8 cck[RTL92C_MAX_PATH_NUM][CHANNEL_MAX_NUMBER];
 | |
| 	u8 ht40_1s[RTL92C_MAX_PATH_NUM][CHANNEL_MAX_NUMBER];
 | |
| 	u8 ht40_2s[RTL92C_MAX_PATH_NUM][CHANNEL_MAX_NUMBER];
 | |
| 	u8 ht20_diff[RTL92C_MAX_PATH_NUM][CHANNEL_MAX_NUMBER];
 | |
| 	u8 legacy_ht_diff[RTL92C_MAX_PATH_NUM][CHANNEL_MAX_NUMBER];
 | |
| 	u8 legacy_ht_txpowerdiff;
 | |
| 	u8 groupht20[RTL92C_MAX_PATH_NUM][CHANNEL_MAX_NUMBER];
 | |
| 	u8 groupht40[RTL92C_MAX_PATH_NUM][CHANNEL_MAX_NUMBER];
 | |
| 	u8 pwrgroup_cnt;
 | |
| 	u32 mcs_original_offset[4][16];
 | |
| };
 | |
| 
 | |
| u32 rtl8723e_phy_query_rf_reg(struct ieee80211_hw *hw,
 | |
| 			      enum radio_path rfpath, u32 regaddr,
 | |
| 			      u32 bitmask);
 | |
| void rtl8723e_phy_set_rf_reg(struct ieee80211_hw *hw,
 | |
| 			     enum radio_path rfpath, u32 regaddr,
 | |
| 			     u32 bitmask, u32 data);
 | |
| bool rtl8723e_phy_mac_config(struct ieee80211_hw *hw);
 | |
| bool rtl8723e_phy_bb_config(struct ieee80211_hw *hw);
 | |
| bool rtl8723e_phy_rf_config(struct ieee80211_hw *hw);
 | |
| bool rtl92c_phy_config_rf_with_feaderfile(struct ieee80211_hw *hw,
 | |
| 					  enum radio_path rfpath);
 | |
| void rtl8723e_phy_get_hw_reg_originalvalue(struct ieee80211_hw *hw);
 | |
| void rtl8723e_phy_get_txpower_level(struct ieee80211_hw *hw,
 | |
| 				    long *powerlevel);
 | |
| void rtl8723e_phy_set_txpower_level(struct ieee80211_hw *hw, u8 channel);
 | |
| bool rtl8723e_phy_update_txpower_dbm(struct ieee80211_hw *hw,
 | |
| 				     long power_indbm);
 | |
| void rtl8723e_phy_scan_operation_backup(struct ieee80211_hw *hw,
 | |
| 					u8 operation);
 | |
| void rtl8723e_phy_set_bw_mode_callback(struct ieee80211_hw *hw);
 | |
| void rtl8723e_phy_set_bw_mode(struct ieee80211_hw *hw,
 | |
| 			      enum nl80211_channel_type ch_type);
 | |
| void rtl8723e_phy_sw_chnl_callback(struct ieee80211_hw *hw);
 | |
| u8 rtl8723e_phy_sw_chnl(struct ieee80211_hw *hw);
 | |
| void rtl8723e_phy_iq_calibrate(struct ieee80211_hw *hw, bool b_recovery);
 | |
| void rtl8723e_phy_lc_calibrate(struct ieee80211_hw *hw);
 | |
| void rtl8723e_phy_set_rfpath_switch(struct ieee80211_hw *hw, bool bmain);
 | |
| bool rtl8723e_phy_config_rf_with_headerfile(struct ieee80211_hw *hw,
 | |
| 					    enum radio_path rfpath);
 | |
| bool rtl8723e_phy_set_io_cmd(struct ieee80211_hw *hw, enum io_type iotype);
 | |
| bool rtl8723e_phy_set_rf_power_state(struct ieee80211_hw *hw,
 | |
| 				     enum rf_pwrstate rfpwr_state);
 | |
| 
 | |
| #endif
 | 
