RaySollium99/picodrive
1
0
Fork 0
mirror of https://github.com/RaySollium99/picodrive.git synced 2025-09-05 07:17:45 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

core 68k, minor improvement for division in fame

Browse source
This commit is contained in:
kub 2024-03-14 20:51:19 +01:00
parent 5adcc16534
commit 1ab87d2b9a
1 changed files with 26 additions and 26 deletions
Download patch file Download diff file Expand all files Collapse all files

52
cpu/fame/famec_opcodes.h
View file

@ -27884,7 +27884,7 @@ RET(16+(dst>>31)*2)
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
if (q > 0xFFFF || q < -0x10000) { if (q > 0xFFFF || q < -0x10000) {
RET(16+(dst>>31)*2) RET(16+(dst>>31)*2)
} else RET(152+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) } else RET(152+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(80) RET(80)
#endif #endif
@ -27896,7 +27896,7 @@ if (q > 0xFFFF || q < -0x10000) {
res = q | (r << 16); res = q | (r << 16);
DREGu32((Opcode >> 9) & 7) = res; DREGu32((Opcode >> 9) & 7) = res;
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
RET(152+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) RET(152+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(108) RET(108)
#endif #endif
@ -27946,7 +27946,7 @@ RET(20+(dst>>31)*2)
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
if (q > 0xFFFF || q < -0x10000) { if (q > 0xFFFF || q < -0x10000) {
RET(20+(dst>>31)*2) RET(20+(dst>>31)*2)
} else RET(156+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) } else RET(156+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(84) RET(84)
#endif #endif
@ -27958,7 +27958,7 @@ if (q > 0xFFFF || q < -0x10000) {
res = q | (r << 16); res = q | (r << 16);
DREGu32((Opcode >> 9) & 7) = res; DREGu32((Opcode >> 9) & 7) = res;
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
RET(156+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) RET(156+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(112) RET(112)
#endif #endif
@ -28009,7 +28009,7 @@ RET(20+(dst>>31)*2)
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
if (q > 0xFFFF || q < -0x10000) { if (q > 0xFFFF || q < -0x10000) {
RET(20+(dst>>31)*2) RET(20+(dst>>31)*2)
} else RET(156+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) } else RET(156+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(84) RET(84)
#endif #endif
@ -28021,7 +28021,7 @@ if (q > 0xFFFF || q < -0x10000) {
res = q | (r << 16); res = q | (r << 16);
DREGu32((Opcode >> 9) & 7) = res; DREGu32((Opcode >> 9) & 7) = res;
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
RET(156+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) RET(156+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(112) RET(112)
#endif #endif
@ -28072,7 +28072,7 @@ RET(22+(dst>>31)*2)
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
if (q > 0xFFFF || q < -0x10000) { if (q > 0xFFFF || q < -0x10000) {
RET(22+(dst>>31)*2) RET(22+(dst>>31)*2)
} else RET(158+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) } else RET(158+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(86) RET(86)
#endif #endif
@ -28084,7 +28084,7 @@ if (q > 0xFFFF || q < -0x10000) {
res = q | (r << 16); res = q | (r << 16);
DREGu32((Opcode >> 9) & 7) = res; DREGu32((Opcode >> 9) & 7) = res;
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
RET(158+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) RET(158+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(114) RET(114)
#endif #endif
@ -28135,7 +28135,7 @@ RET(24+(dst>>31)*2)
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
if (q > 0xFFFF || q < -0x10000) { if (q > 0xFFFF || q < -0x10000) {
RET(24+(dst>>31)*2) RET(24+(dst>>31)*2)
} else RET(160+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) } else RET(160+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(88) RET(88)
#endif #endif
@ -28147,7 +28147,7 @@ if (q > 0xFFFF || q < -0x10000) {
res = q | (r << 16); res = q | (r << 16);
DREGu32((Opcode >> 9) & 7) = res; DREGu32((Opcode >> 9) & 7) = res;
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
RET(160+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) RET(160+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(116) RET(116)
#endif #endif
@ -28198,7 +28198,7 @@ RET(26+(dst>>31)*2)
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
if (q > 0xFFFF || q < -0x10000) { if (q > 0xFFFF || q < -0x10000) {
RET(26+(dst>>31)*2) RET(26+(dst>>31)*2)
} else RET(162+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) } else RET(162+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(90) RET(90)
#endif #endif
@ -28210,7 +28210,7 @@ if (q > 0xFFFF || q < -0x10000) {
res = q | (r << 16); res = q | (r << 16);
DREGu32((Opcode >> 9) & 7) = res; DREGu32((Opcode >> 9) & 7) = res;
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
RET(162+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) RET(162+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(118) RET(118)
#endif #endif
@ -28260,7 +28260,7 @@ RET(24+(dst>>31)*2)
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
if (q > 0xFFFF || q < -0x10000) { if (q > 0xFFFF || q < -0x10000) {
RET(24+(dst>>31)*2) RET(24+(dst>>31)*2)
} else RET(160+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) } else RET(160+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(88) RET(88)
#endif #endif
@ -28272,7 +28272,7 @@ if (q > 0xFFFF || q < -0x10000) {
res = q | (r << 16); res = q | (r << 16);
DREGu32((Opcode >> 9) & 7) = res; DREGu32((Opcode >> 9) & 7) = res;
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
RET(160+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) RET(160+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(116) RET(116)
#endif #endif
@ -28322,7 +28322,7 @@ RET(28+(dst>>31)*2)
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
if (q > 0xFFFF || q < -0x10000) { if (q > 0xFFFF || q < -0x10000) {
RET(28+(dst>>31)*2) RET(28+(dst>>31)*2)
} else RET(164+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) } else RET(164+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(92) RET(92)
#endif #endif
@ -28334,7 +28334,7 @@ if (q > 0xFFFF || q < -0x10000) {
res = q | (r << 16); res = q | (r << 16);
DREGu32((Opcode >> 9) & 7) = res; DREGu32((Opcode >> 9) & 7) = res;
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
RET(164+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) RET(164+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(120) RET(120)
#endif #endif
@ -28385,7 +28385,7 @@ RET(24+(dst>>31)*2)
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
if (q > 0xFFFF || q < -0x10000) { if (q > 0xFFFF || q < -0x10000) {
RET(24+(dst>>31)*2) RET(24+(dst>>31)*2)
} else RET(160+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) } else RET(160+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(88) RET(88)
#endif #endif
@ -28397,7 +28397,7 @@ if (q > 0xFFFF || q < -0x10000) {
res = q | (r << 16); res = q | (r << 16);
DREGu32((Opcode >> 9) & 7) = res; DREGu32((Opcode >> 9) & 7) = res;
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
RET(160+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) RET(160+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(116) RET(116)
#endif #endif
@ -28448,7 +28448,7 @@ RET(26+(dst>>31)*2)
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
if (q > 0xFFFF || q < -0x10000) { if (q > 0xFFFF || q < -0x10000) {
RET(26+(dst>>31)*2) RET(26+(dst>>31)*2)
} else RET(162+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) } else RET(162+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(90) RET(90)
#endif #endif
@ -28460,7 +28460,7 @@ if (q > 0xFFFF || q < -0x10000) {
res = q | (r << 16); res = q | (r << 16);
DREGu32((Opcode >> 9) & 7) = res; DREGu32((Opcode >> 9) & 7) = res;
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
RET(162+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) RET(162+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(118) RET(118)
#endif #endif
@ -28508,7 +28508,7 @@ RET(20+(dst>>31)*2)
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
if (q > 0xFFFF || q < -0x10000) { if (q > 0xFFFF || q < -0x10000) {
RET(20+(dst>>31)*2) RET(20+(dst>>31)*2)
} else RET(156+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) } else RET(156+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(84) RET(84)
#endif #endif
@ -28520,7 +28520,7 @@ if (q > 0xFFFF || q < -0x10000) {
res = q | (r << 16); res = q | (r << 16);
DREGu32((Opcode >> 9) & 7) = res; DREGu32((Opcode >> 9) & 7) = res;
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
RET(156+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) RET(156+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(112) RET(112)
#endif #endif
@ -28571,7 +28571,7 @@ RET(20+(dst>>31)*2)
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
if (q > 0xFFFF || q < -0x10000) { if (q > 0xFFFF || q < -0x10000) {
RET(20+(dst>>31)*2) RET(20+(dst>>31)*2)
} else RET(156+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) } else RET(156+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(84) RET(84)
#endif #endif
@ -28583,7 +28583,7 @@ if (q > 0xFFFF || q < -0x10000) {
res = q | (r << 16); res = q | (r << 16);
DREGu32((Opcode >> 9) & 7) = res; DREGu32((Opcode >> 9) & 7) = res;
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
RET(156+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) RET(156+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(112) RET(112)
#endif #endif
@ -28634,7 +28634,7 @@ RET(22+(dst>>31)*2)
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
if (q > 0xFFFF || q < -0x10000) { if (q > 0xFFFF || q < -0x10000) {
RET(22+(dst>>31)*2) RET(22+(dst>>31)*2)
} else RET(158+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) } else RET(158+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(86) RET(86)
#endif #endif
@ -28646,7 +28646,7 @@ if (q > 0xFFFF || q < -0x10000) {
res = q | (r << 16); res = q | (r << 16);
DREGu32((Opcode >> 9) & 7) = res; DREGu32((Opcode >> 9) & 7) = res;
#ifdef USE_CYCLONE_TIMING_DIV #ifdef USE_CYCLONE_TIMING_DIV
RET(158+(dst>>31)*4+((src^dst)>>31)*2-BITCOUNT(res,abs(q))*2) RET(158+(dst>>31)*4-(q>>31)*2-BITCOUNT(res,abs(q))*2)
#else #else
RET(114) RET(114)
#endif #endif