mirror of
https://github.com/RaySollium99/picodrive.git
synced 2025-09-05 15:27:46 -04:00
basic psp snd + cz80
git-svn-id: file:///home/notaz/opt/svn/PicoDrive@280 be3aeb3a-fb24-0410-a615-afba39da0efa
This commit is contained in:
parent
8ab3e3c1cf
commit
a4221917e1
16 changed files with 5127 additions and 62 deletions
113
cpu/cz80/cz80macro.h
Normal file
113
cpu/cz80/cz80macro.h
Normal file
|
@ -0,0 +1,113 @@
|
|||
/******************************************************************************
|
||||
|
||||
cz80macro.h
|
||||
|
||||
CZ80 ŠeŽíƒ}ƒNƒ<EFBFBD>
|
||||
|
||||
******************************************************************************/
|
||||
|
||||
#if CZ80_USE_JUMPTABLE
|
||||
#define _SSOP(A,B) A##B
|
||||
#define OP(A) _SSOP(OP,A)
|
||||
#define OPCB(A) _SSOP(OPCB,A)
|
||||
#define OPED(A) _SSOP(OPED,A)
|
||||
#define OPXY(A) _SSOP(OPXY,A)
|
||||
#define OPXYCB(A) _SSOP(OPXYCB,A)
|
||||
#else
|
||||
#define OP(A) case A
|
||||
#define OPCB(A) case A
|
||||
#define OPED(A) case A
|
||||
#define OPXY(A) case A
|
||||
#define OPXYCB(A) case A
|
||||
#endif
|
||||
|
||||
#define USE_CYCLES(A) CPU->ICount -= (A);
|
||||
#define ADD_CYCLES(A) CPU->ICount += (A);
|
||||
|
||||
#define RET(A) { USE_CYCLES(A) goto Cz80_Exec; }
|
||||
|
||||
#if CZ80_ENCRYPTED_ROM
|
||||
|
||||
#define SET_PC(A) \
|
||||
CPU->BasePC = CPU->Fetch[(A) >> CZ80_FETCH_SFT]; \
|
||||
OPBase = CPU->OPFetch[(A) >> CZ80_FETCH_SFT]; \
|
||||
PC = (A) + CPU->BasePC;
|
||||
|
||||
#define GET_OP() (*(UINT8 *)(OPBase + PC))
|
||||
|
||||
#else
|
||||
|
||||
#define SET_PC(A) \
|
||||
CPU->BasePC = CPU->Fetch[(A) >> CZ80_FETCH_SFT]; \
|
||||
PC = (A) + CPU->BasePC;
|
||||
|
||||
#define GET_OP() (*(UINT8 *)PC)
|
||||
|
||||
#endif
|
||||
|
||||
#define READ_OP() GET_OP(); PC++
|
||||
|
||||
#define READ_ARG() (*(UINT8 *)PC++)
|
||||
#if CZ80_LITTLE_ENDIAN
|
||||
#define READ_ARG16() (*(UINT8 *)PC | (*(UINT8 *)(PC + 1) << 8)); PC += 2
|
||||
#else
|
||||
#define READ_ARG16() (*(UINT8 *)(PC + 1) | (*(UINT8 *)PC << 8)); PC += 2
|
||||
#endif
|
||||
|
||||
//#ifndef BUILD_CPS1PSP
|
||||
//#define READ_MEM8(A) memory_region_cpu2[(A)]
|
||||
//#else
|
||||
#define READ_MEM8(A) CPU->Read_Byte(A)
|
||||
//#endif
|
||||
#if CZ80_LITTLE_ENDIAN
|
||||
#define READ_MEM16(A) (READ_MEM8(A) | (READ_MEM8((A) + 1) << 8))
|
||||
#else
|
||||
#define READ_MEM16(A) ((READ_MEM8(A) << 8) | READ_MEM8((A) + 1))
|
||||
#endif
|
||||
|
||||
#define WRITE_MEM8(A, D) CPU->Write_Byte(A, D);
|
||||
#if CZ80_LITTLE_ENDIAN
|
||||
#define WRITE_MEM16(A, D) { WRITE_MEM8(A, D); WRITE_MEM8((A) + 1, (D) >> 8); }
|
||||
#else
|
||||
#define WRITE_MEM16(A, D) { WRITE_MEM8((A) + 1, D); WRITE_MEM8(A, (D) >> 8); }
|
||||
#endif
|
||||
|
||||
#define PUSH_16(A) { UINT32 sp; zSP -= 2; sp = zSP; WRITE_MEM16(sp, A); }
|
||||
#define POP_16(A) { UINT32 sp; sp = zSP; A = READ_MEM16(sp); zSP = sp + 2; }
|
||||
|
||||
#define IN(A) CPU->IN_Port(A)
|
||||
#define OUT(A, D) CPU->OUT_Port(A, D)
|
||||
|
||||
#define CHECK_INT \
|
||||
if (zIFF1) \
|
||||
{ \
|
||||
UINT32 IntVect; \
|
||||
\
|
||||
if (CPU->IRQState == HOLD_LINE) \
|
||||
CPU->IRQState = CLEAR_LINE; \
|
||||
\
|
||||
CPU->HaltState = 0; \
|
||||
zIFF1 = zIFF2 = 0; \
|
||||
IntVect = CPU->Interrupt_Callback(CPU->IRQLine); \
|
||||
\
|
||||
PUSH_16(zRealPC) \
|
||||
\
|
||||
if (zIM == 2) \
|
||||
{ \
|
||||
IntVect = (IntVect & 0xff) | (zI << 8); \
|
||||
PC = READ_MEM16(IntVect); \
|
||||
CPU->ExtraCycles += 17; \
|
||||
} \
|
||||
else if (zIM == 1) \
|
||||
{ \
|
||||
PC = 0x38; \
|
||||
CPU->ExtraCycles += 13; \
|
||||
} \
|
||||
else \
|
||||
{ \
|
||||
PC = IntVect & 0x38; \
|
||||
CPU->ExtraCycles += 13; \
|
||||
} \
|
||||
\
|
||||
SET_PC(PC) \
|
||||
}
|
Loading…
Add table
Add a link
Reference in a new issue