RaySollium99/picodrive
1
0
Fork 0
mirror of https://github.com/RaySollium99/picodrive.git synced 2025-09-05 15:27:46 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

timing hack removed, seems to be no longer needed

Browse source 
git-svn-id: file:///home/notaz/opt/svn/PicoDrive@242 be3aeb3a-fb24-0410-a615-afba39da0efa
This commit is contained in:
notaz 2007-09-08 20:28:09 +00:00
parent e28a980fb7
commit d5715559cf
6 changed files with 5 additions and 17 deletions
Download patch file Download diff file Expand all files Collapse all files

12
cpu/Cyclone/OpLogic.cpp
View file

@ -143,16 +143,8 @@ int OpNeg(int op)
use=OpBase(op,size); use=OpBase(op,size);
if (op!=use) { OpUse(op,use); return 0; } // Use existing handler if (op!=use) { OpUse(op,use); return 0; } // Use existing handler
OpStart(op,ea); Cycles=size<2?4:6; OpStart(op,ea); Cycles=size<2?4:6;
if(ea >= 0x10) { if(ea >= 0x10) Cycles*=2;
Cycles*=2;
#if CYCLONE_FOR_GENESIS
// This is same as in Starscream core, CLR uses only 6 cycles for memory EAs.
// May be this is similar case as with TAS opcode, but this time the dummy
// read is ignored somehow? Without this hack Fatal Rewind hangs even in Gens.
if(type==1&&size<2) Cycles-=2;
#endif
}
EaCalc (10,0x003f,ea,size,0,0); EaCalc (10,0x003f,ea,size,0,0);

1
cpu/Cyclone/config.h
View file

@ -16,7 +16,6 @@
* Mega Drive system. As VDP chip in these systems had control of the bus, * Mega Drive system. As VDP chip in these systems had control of the bus,
* several instructions were acting differently, for example TAS did'n have * several instructions were acting differently, for example TAS did'n have
* the write-back phase. That will be emulated, if this option is enabled. * the write-back phase. That will be emulated, if this option is enabled.
* This option also alters timing slightly.
*/ */
#define CYCLONE_FOR_GENESIS 0 #define CYCLONE_FOR_GENESIS 0

1
cpu/Cyclone/config_mamegp2x.h
View file

@ -16,7 +16,6 @@
* Mega Drive system. As VDP chip in these systems had control of the bus, * Mega Drive system. As VDP chip in these systems had control of the bus,
* several instructions were acting differently, for example TAS did'n have * several instructions were acting differently, for example TAS did'n have
* the write-back phase. That will be emulated, if this option is enabled. * the write-back phase. That will be emulated, if this option is enabled.
* This option also alters timing slightly.
*/ */
#define CYCLONE_FOR_GENESIS 0 #define CYCLONE_FOR_GENESIS 0

3
cpu/Cyclone/config_pico.h
View file

@ -16,7 +16,6 @@
* Mega Drive system. As VDP chip in these systems had control of the bus, * Mega Drive system. As VDP chip in these systems had control of the bus,
* several instructions were acting differently, for example TAS did'n have * several instructions were acting differently, for example TAS did'n have
* the write-back phase. That will be emulated, if this option is enabled. * the write-back phase. That will be emulated, if this option is enabled.
* This option also alters timing slightly.
*/ */
#define CYCLONE_FOR_GENESIS 2 #define CYCLONE_FOR_GENESIS 2
@ -58,7 +57,7 @@
* MEMHANDLERS_NEED_CYCLES, or else Cyclone will keep reloading the same cycle * MEMHANDLERS_NEED_CYCLES, or else Cyclone will keep reloading the same cycle
* count and this will screw timing (if not cause a deadlock). * count and this will screw timing (if not cause a deadlock).
*/ */
#define MEMHANDLERS_NEED_PC 1 #define MEMHANDLERS_NEED_PC 0
#define MEMHANDLERS_NEED_PREV_PC 0 #define MEMHANDLERS_NEED_PREV_PC 0
#define MEMHANDLERS_NEED_FLAGS 0 #define MEMHANDLERS_NEED_FLAGS 0
#define MEMHANDLERS_NEED_CYCLES 1 #define MEMHANDLERS_NEED_CYCLES 1

1
cpu/Cyclone/config_uae4all.h
View file

@ -16,7 +16,6 @@
* Mega Drive system. As VDP chip in these systems had control of the bus, * Mega Drive system. As VDP chip in these systems had control of the bus,
* several instructions were acting differently, for example TAS did'n have * several instructions were acting differently, for example TAS did'n have
* the write-back phase. That will be emulated, if this option is enabled. * the write-back phase. That will be emulated, if this option is enabled.
* This option also alters timing slightly.
*/ */
#define CYCLONE_FOR_GENESIS 0 #define CYCLONE_FOR_GENESIS 0

4
cpu/musashi/m68k_in.c
View file

@ -496,9 +496,9 @@ chk2cmp2 32 . pcdi 0000010011111010 .......... . . U U . . 23 23
chk2cmp2 32 . pcix 0000010011111011 .......... . . U U . . 23 23 chk2cmp2 32 . pcix 0000010011111011 .......... . . U U . . 23 23
chk2cmp2 32 . . 0000010011...... A..DXWL... . . U U . . 18 18 chk2cmp2 32 . . 0000010011...... A..DXWL... . . U U . . 18 18
clr 8 . d 0100001000000... .......... U U U U 4 4 2 2 clr 8 . d 0100001000000... .......... U U U U 4 4 2 2
clr 8 . . 0100001000...... A+-DXWL... U U U U 6 4 4 4 notaz hack: changed 000 cycles 8 -> 6 like in starscream for Fatal Rewind clr 8 . . 0100001000...... A+-DXWL... U U U U 8 4 4 4
clr 16 . d 0100001001000... .......... U U U U 4 4 2 2 clr 16 . d 0100001001000... .......... U U U U 4 4 2 2
clr 16 . . 0100001001...... A+-DXWL... U U U U 6 4 4 4 notaz hack: ditto clr 16 . . 0100001001...... A+-DXWL... U U U U 8 4 4 4
clr 32 . d 0100001010000... .......... U U U U 6 6 2 2 clr 32 . d 0100001010000... .......... U U U U 6 6 2 2
clr 32 . . 0100001010...... A+-DXWL... U U U U 12 6 4 4 clr 32 . . 0100001010...... A+-DXWL... U U U U 12 6 4 4
cmp 8 . d 1011...000000... .......... U U U U 4 4 2 2 cmp 8 . d 1011...000000... .......... U U U U 4 4 2 2