RaySollium99/picodrive
1
0
Fork 0
mirror of https://github.com/RaySollium99/picodrive.git synced 2025-09-05 15:27:46 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

libretro, build change for PS3 (disable drc)

Browse source
This commit is contained in:
kub 2021-05-06 22:05:17 +02:00
parent eb36d9c7e6
commit e08e46ba44
2 changed files with 10 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

9
Makefile.libretro
View file

@ -160,6 +160,9 @@ else ifeq ($(platform), ps3)
CFLAGS += -DBLARGG_BIG_ENDIAN=1 -D__ppc__ -DFAMEC_NO_GOTOS CFLAGS += -DBLARGG_BIG_ENDIAN=1 -D__ppc__ -DFAMEC_NO_GOTOS
STATIC_LINKING = 1 STATIC_LINKING = 1
NO_MMAP = 1 NO_MMAP = 1
# PS3 has memory mapped in a way not suitable for DRC
use_sh2drc = 0
use_svpdrc = 0
# sncps3 # sncps3
else ifeq ($(platform), sncps3) else ifeq ($(platform), sncps3)
@ -170,6 +173,9 @@ else ifeq ($(platform), sncps3)
CFLAGS += -DBLARGG_BIG_ENDIAN=1 -D__ppc__ -DFAMEC_NO_GOTOS CFLAGS += -DBLARGG_BIG_ENDIAN=1 -D__ppc__ -DFAMEC_NO_GOTOS
STATIC_LINKING = 1 STATIC_LINKING = 1
NO_MMAP = 1 NO_MMAP = 1
# PS3 has memory mapped in a way not suitable for DRC
use_sh2drc = 0
use_svpdrc = 0
# Lightweight PS3 Homebrew SDK # Lightweight PS3 Homebrew SDK
else ifeq ($(platform), psl1ght) else ifeq ($(platform), psl1ght)
@ -179,6 +185,9 @@ else ifeq ($(platform), psl1ght)
CFLAGS += -DBLARGG_BIG_ENDIAN=1 -D__ppc__ -DFAMEC_NO_GOTOS CFLAGS += -DBLARGG_BIG_ENDIAN=1 -D__ppc__ -DFAMEC_NO_GOTOS
STATIC_LINKING = 1 STATIC_LINKING = 1
NO_MMAP = 1 NO_MMAP = 1
# PS3 has memory mapped in a way not suitable for DRC
use_sh2drc = 0
use_svpdrc = 0
# PSP # PSP
else ifeq ($(platform), psp1) else ifeq ($(platform), psp1)

2
cpu/drc/emit_arm64.c
View file

@ -1187,7 +1187,7 @@ static void emith_ldst_offs(int sz, int rd, int rn, int o9, int ld, int mode)
#define host_instructions_updated(base, end, force) \ #define host_instructions_updated(base, end, force) \
do { if (force) __builtin___clear_cache(base, end); } while (0) do { if (force) __builtin___clear_cache(base, end); } while (0)
#define emith_update_cache() /**/ #define emith_update_cache() /**/
#define emith_rw_offs_max() 0xff #define emith_rw_offs_max() 0x1ff
#define emith_uext_ptr(r) /**/ #define emith_uext_ptr(r) /**/