RaySollium99/picodrive
1
0
Fork 0
mirror of https://github.com/RaySollium99/picodrive.git synced 2025-09-05 15:27:46 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

famec: adjust divu timing

Browse source 
it's wrong, but I need it to be consistent with other cores now
This commit is contained in:
notaz 2017-09-13 01:58:44 +03:00
parent 5c5d89adbb
commit f6aa2456a4
1 changed files with 6 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

12
cpu/fame/famec_opcodes.h
View file

@ -27418,7 +27418,7 @@ OPCODE(0x80F9)
{
SET_PC(execute_exception(M68K_ZERO_DIVIDE_EX, GET_PC, GET_SR));
#ifdef USE_CYCLONE_TIMING_DIV
RET(162)
RET(152)
#else
RET(22)
#endif
@ -27434,7 +27434,7 @@ RET(22)
{
flag_V = M68K_SR_V;
#ifdef USE_CYCLONE_TIMING_DIV
RET(162)
RET(152)
#else
RET(82)
#endif
@ -27447,7 +27447,7 @@ RET(162)
DREGu32((Opcode >> 9) & 7) = res;
}
#ifdef USE_CYCLONE_TIMING_DIV
RET(162)
RET(152)
#else
RET(102)
#endif
@ -27516,7 +27516,7 @@ OPCODE(0x80FB)
{
SET_PC(execute_exception(M68K_ZERO_DIVIDE_EX, GET_PC, GET_SR));
#ifdef USE_CYCLONE_TIMING_DIV
RET(160)
RET(150)
#else
RET(20)
#endif
@ -27532,7 +27532,7 @@ RET(20)
{
flag_V = M68K_SR_V;
#ifdef USE_CYCLONE_TIMING_DIV
RET(160)
RET(150)
#else
RET(80)
#endif
@ -27545,7 +27545,7 @@ RET(160)
DREGu32((Opcode >> 9) & 7) = res;
}
#ifdef USE_CYCLONE_TIMING_DIV
RET(160)
RET(150)
#else
RET(100)
#endif